

# Product Reliability Report

**Product P/N: M1210DQEE**



## 1. Device Information

Product P/N	Package	Report Date
M1210DQEE	QFN-26 (7mm×7mm×3.95mm)	2021/07/25

## 2. Summary of Test Results

Item	Test condition	Lot#	Test Results (S.S./Rej)	Remark
Pre-conditioning	JESD22-A113	KAR118N001	231/0	MSL-3
High Temperature Storage Life	JESD22-A103&A113 @ 150°C for 1000 hours	KAR118N001	77/0	
Autoclave	JESD22-A102 121°C / 100% RH, 96hrs	KAR118N001	77/0	
Temperature Cycling	JESD22-A104 -55 °C to +125 °C, 1000cycles	KAR118N001	77/0	
Solderability	J-STD-002	KAR118N001	3/0	
Temperature Humidity Bias	JESD22-A101 85 °C, 85 % RH, Vinmax, 1000hrs	KAR118N001	77/0	
High Temperature Operating Life	JESD22-A108, JESD85 Tj ≥ 125 °C Vin ≥ Vin max, 1000hrs	KAR118N001	77/0	
Human Body Model ESD (HBM)	JS-001	-	3/0	PG pass 1500V Other pins > 2000V
Charged Device Model ESD (CDM)	JS-002	-	3/0	> 750V
Latch Up	JESD78	-	6/0	> +/- 100mA & > 1.5Vcc max



## 3. Revision / Update History

Revision	Modification Reason	Date	Responsibility Person
1.0	Initial release	Jul, 2021	





## 4. Appendix: Description of Reliability Test and Failure Rate Calculation

### ● High Temperature Operating Life Test

**Purpose:** This test is a worst-case life test that checks the integrity of the product. The high temperature testing is used for acceleration of any potential failures over time. The calculation for failure rate (FIT) using the operating ambient temperature is done using the Arrhenius equation.

**Condition:** 125°C @ Vinmax

**Pass Criteria:** All units must pass the min/max limits of the datasheet.

### ● ESD Test

**Purpose:** The purpose of the ESD test is to guarantee that the device can withstand electrostatic voltages during handling.

**Condition:** Human Body Model and Charged Device Model

**Pass Criteria:** ESD Testing on every pin. The device must be fully functional after testing and pass the min/max limits in the datasheet.

### ● IC Latch-Up Test

**Purpose:** The purpose of this specification is to establish a method for determining IC latch-up characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and Electrical Overstress (EOS) failures due to latch-up.

**Condition:** Voltage and current injection

**Pass criteria:** All pins with the exception of “no connect” pins and timing related pins, shall be latch-up tested. The device must be fully functional after testing and pass the min/max limits in the datasheet.

### ● Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices

**Purpose:** The purpose of this standard is to identify the classification level of nonhermetic solid state surface mount devices (SMDs) that are sensitive to moisture-induced stress so that they can be properly packaged, stored, and handled to avoid damage during assembly solder reflow attachment and/or repair operations.

**Condition:** Bake + moisture sock + 3X reflow at 260°C

**Pass criteria:** All units must pass the min/max limits of the datasheet

### ● High Temperature Storage Life

**Purpose:** The test is typically used to determine the effects of time and temperature, under storage conditions, for thermally activated failure mechanisms and time-to-failure distributions of solid state electronic devices, including nonvolatile memory devices (data retention failure mechanisms).

**Condition:** Bake at 150°C

**Pass Criteria:** All units must pass min/max limits of the datasheet

### ● Accelerated Moisture Resistance- Unbiased Autoclave

**Purpose:** To check the performance of the device in humid environments. This test checks the integrity of the passivation, poor metal to plastic seal and contamination level during assembly and material compatibility.

**Condition:** 121°C/15psig/100% RH (no bias)

**Pass Criteria:** All units must pass min/max limits of the datasheet



- **Temperature Cycle Test**

**Purpose:** This test is used to evaluate the die attach integrity and bond integrity. This is similar to the Thermal Shock test, but can generate different failure modes due to the longer dwell time and gradual temperature change.

**Condition:** -55°C to 125°C

**Pass Criteria:** All units must pass min/max limits of the datasheet

- **Steady State Temperature Humidity Bias Life Test**

**Purpose:** This is to check the performance of the device in humid environments. This test checks the integrity of the passivation, poor metal to plastic seal and contamination level during assembly and material compatibility.

**Condition:** 85%RH at 85°C with Vin=Vinmax

**Pass Criteria:** All units must pass min/max limits of the datasheet

- **Highly Accelerated Temperature and Humidity Stress Test**

**Purpose:** This is an equivalent test to Steady State Temperature Humidity Bias Life test with different (higher) temperature stress condition.

**Condition:** 85%RH at 130°C with Vin=Vinmax

**Pass Criteria:** All units must pass min/max limits of the datasheet

- **Failure Rate Calculation**

The failure rate is gauged by a Failures-In-Time (FIT) based upon accelerated stress data. The unit for FIT is failure per billion device hour.

$$FIT\ Rate = \frac{(X^2/2) \times 10^9}{EDH}$$

Where

$\chi^2$  (Chi-Squared) is the goodness-of-fit test statistic at a specified level of confidence;

EDH= Equivalent Device Hours = AF × (Life test sample size) × (test duration);

AF= Acceleration Factor.

High Temperature Operating Life (HTOL) test is usually done under acceleration of temperature and voltage.

The total number of failures from the stress test determines the chi-squared factor.

$$AF = AF_T \times AF_V$$

The Temperature Acceleration Factor AFT:

$$AF_T = \exp \left[ \frac{E_a}{K} \left[ \frac{1}{T_{J(use)}} - \frac{1}{T_{J(stress)}} \right] \right]$$

TJuse = Junction temp under typical operating conditions;

TJstress = Junction temp under accelerated test conditions;

Ea is Activation energy=0.7eV;

K=Boltzmann's constant=8.62×10<sup>-5</sup> eV/K.

The voltage Acceleration Factor AFV:

$$AFV = e^{\beta \times [V_{stress} - V_{use}]}$$



$V_{use}$  = Gate voltage under typical operating conditions;

$V_{stress}$  = Gate voltage under accelerated test conditions;

$\beta$  = Voltage acceleration factor (in 1/Volts) and specified by technology.

Note: For calculation in the report, AFV = 1 for simplicity.

MTBF (Mean Time Between Failure) equals to 109 /FIT (in hours).

